International Journal of Emerging Research in Engineering, Science, and Management
Vol. 2, Issue 1, pp. 08-12, Jan-Mar 2023.
https://doi.org/10.58482/ijeresm.v2i1.2

This work is licensed under a Creative Commons Attribution 4.0 International License.

Full Text PDF

Crosstalk Peak Overshoot Analysis of VLSI Interconnects

*C. Venkataiah

*D. Rajesh Setty

*N. Ramanjaneyulu

Y. Mallikarjuna Rao

*Rajeev Gandhi Memorial College of Engineering and Technology, Nandyal, India

Santhiram Engineering College, Nandyal, Andhra Pradesh-518501, India

Abstract: As technology extended from deep sub-micron technology to nanometer regimes, the conventional copper (Cu) wire will not be able to continue. Now a substitute approaches such as Carbon Nano Tube (CNT) interconnects have been suggested to ignore the problems associated with global interconnects. Hence in this work, crosstalk analysis of Complementary metal oxide semiconductor (CMOS) buffer-driven of different interconnects have been analyzed for peak overshoot and overshoot width of Cu and CNTs for 16nm technology. For analyzing peak overshoot, the interconnect lengths are varied from 100um to 500um in 16 technology node for Cu, single walled carbon nanotube (SWCNT) and multi-walled carbon nanotube (MWCNT). The values of the peak overshoot and overshoot width changes, as the interconnect length increases, the peak overshoot and width is going to be increases. As Compared to Cu, SWCNT and MWCNT, the peak overshoot and width for SWCNT is lesser than copper and MWCNT. The MWCNT interconnect is less than that of conventional Copper interconnects.

Keywords: CMOS inverter, Crosstalk, Interconnect, Power dissipation.

References
  1. C. Venkataiah, N. Ramanjaneyulu, Y. Mallikarjuna Rao, V. N. V. Satya Prakash, M. K. Linga Murthy, and N. Sreenivasa Rao, “Design and Performance Analysis of Buffer Inserted On-Chip Global Nano Interconnects in VDSM Technologies,” Nanotechnology for Environmental Engineering, 2022. https://doi.org/10.1007/s41204-022-00249-x
  2. Sulochana, C. Venkataiah, Sunil Agrawal, and Balwinder Singh, “Novel Circuit Model of Multi-Walled CNT Bundle Interconnects Using Multi-Valued Ternary Logic,” IETE Journal of Research, 2020. https://doi.org/10.1080/03772063.2020.1864235
  3. C. Venkataiah, V. N. V. Satya Prakash, K. Mallikarjuna, and T. Jayachandra Prasad, “Investigating the Effect of Chirality, Oxide Thickness, Temperature and Channel Length Variation on a Threshold Voltage of MOSFET, GNRFET, and CNTFET,” Journal of Mechanics of Continua and Mathematical Sciences, pp. 232-244, 2019. https://doi.org/10.26782/jmcms.spl.3/2019.09.00018
  4. V. Rao Kumbhare, P. P. Paltani, C. Venkataiah, and M. K. Majumder, “Analytical Study of Bundled MWCNT and Edged-MLGNR Interconnects: Impact on Propagation Delay and Area,” IEEE Transactions on Nanotechnology, vol. 18, pp. 606-610, 2019. https://doi.org/10.1109/TNANO.2019.2920679
  5. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Insertion of Optimal Number of Repeaters in Pipelined Nano Interconnects for Transient Delay Minimization,” Circuits, Systems and Signal Processing, 2019. https://doi.org/10.1007/s00034-018-0876-7
  6. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “FDTD Algorithm to Achieve Absolute Stability in Performance Analysis of SWCNT Interconnects,” Journal of Computational Electronics, 2018. https://doi.org/10.1007/s10825-017-1125-1
  7. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Crosstalk Induced Performance Analysis of Single Walled Carbon Nanotube Interconnects Using Stable Finite Difference Time Domain Model,” Journal of Nanoelectronics and Optoelectronics, vol. 12, pp. 1-10, 2018. https://doi.org/10.1166/jno.2017.2300
  8. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Signal Integrity Analysis for Coupled SWCNT Interconnects Using Stable Recursive Algorithm,” Microelectronics Journal, vol. 74, pp. 13-23, 2018. https://doi.org/10.1016/j.mejo.2018.01.012
  9. V. S. Reddy, C. Venkataiah, V. R. Kumar, S. Maheswaram, N. Jains, S. D. Gupta, and S. K. Manhas, “Design and Simulation of CNT Based Nano-Transistor for Greenhouse Gas Detection,” Journal of Nanoelectronics and Optoelectronics, vol. 12, pp. 1-9, 2018. https://doi.org/10.1166/jno.2017.2133
  10. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Impact of Supply and Threshold Voltage Scaling on Performance of Cu and CNT Interconnects,” International Journal of Pure and Applied Mathematics, vol. 118, no. 5, pp. 117-126, 2018.
  11. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Effect of Line Parasitic Variations on Delay and Energy of Global On-Chip VLSI Interconnects in DSM Technology,” in International Conference on Micro-Electronics, Electromagnetics and Telecommunications (ICMEET), Lecture Notes in Electrical Engineering, vol. 434, pp. 221-228, 2018. https://doi.org/10.1007/978-981-10-4280-5_23
  12. C. Venkataiah, K. Satyaprasad, and T. Jayachandra Prasad, “Effect of Interconnect Parasitic Variations on Circuit Performance Parameters,” in Proceedings of the IEEE International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, pp. 289-292, 2016.
  13. C. Venkataiah and M. Tejaswi, “A Comparative Study of Interconnect Circuit Techniques for Energy Efficient On-Chip Interconnects,” International Journal of Computer Applications, vol. 109, no. 4, 2015.
  14. Manjula Jayamma, Y. Mallikarjuna Rao, N. Ramanjaneyulu, and Anchula Sathish, “Delay and Power Efficient Technique for VLSI Interconnects,” Research and Applications: Emerging Technologies, vol. 4, no. 3, pp. 1-7, 2022. https://doi.org/10.5281/zenodo.7475855
  15. Manjula Jayamma, Y. Mallikarjuna Rao, N. Ramanjaneyulu, and Anchula Sathish, “Crosstalk Analysis of SLGNR Based VLSI Interconnects,” Recent Trends in Analog Design and Digital Devices, vol. 5, no. 3, pp. 1-7, 2022. https://doi.org/10.5281/zenodo.7472762
  16. Manjula Jayamma, Y. Mallikarjuna Rao, N. Ramanjaneyulu, and Anchula Sathish, “Delay Analysis of VLSI Interconnects for High Speed Applications,” Journal of VLSI Design and Signal Processing, vol. 8, no. 3, pp. 23-28, 2022.
  17. C. Venkataiah, V. N. V. Satya Prakash, and V. Neeraja, “Performance Analysis of Boostable Repeater in Different VLSI Interconnects and Applications,” International Journal of Advanced Research in Computer and Communication Engineering, vol. 3, no. 11, 2014.
  18. C. Venkataiah, C. Vijaya Bharathi, and M. Narasimhulu, “Power Efficient Weighted Modulo 2n+1 Adder,” International Journal of Computer & Organization Trends, vol. 3, no. 11, 2013.
  19. Venkata Siva Reddy and C. Venkataiah, “Design of Adder in Multiple Logic Styles for Low Power VLSI,” International Journal of Computer Trends and Technology, vol. 3, no. 3, 2012.
  20. Manjula Jayamma, N. Ramanjaneyulu, Anchula Sathish, and Y. Mallikarjuna Rao, “Analysis of Crosstalk in GNR Based Global Interconnects,” Journal of VLSI Design and its Advancement, vol. 5, no. 3, pp. 1-8, 2022. https://doi.org/10.5281/zenodo.7431946
  21. Manjula Jayamma, N. Ramanjaneyulu, Anchula Sathish, and Y. Mallikarjuna Rao, “Crosstalk Analysis of On-Chip VLSI Interconnects,” International Journal of Emerging Research in Engineering, Science, and Management, vol. 1, no. 4, pp. 6-11, 2022. https://doi.org/10.58482/ijeresm.v1i4.2
  22. Manjula Jayamma, N. Ramanjaneyulu, Anchula Sathish, and Y. Mallikarjuna Rao, “Analysis of Crosstalk in Coupled On-Chip VLSI Interconnects,” Journal of Advancement in Communication Systems, vol. 5, no. 3, pp. 1-8, 2022. https://doi.org/10.5281/zenodo.7413063
Download PDF

This article is part of Volume 2, Issue 1 (Jan–Mar 2023)

×

© 2023 The Author(s). Published by IJERESM. This work is licensed under the Creative Commons Attribution 4.0 International License.

Archiving: All articles are permanently archived in Zenodo IJERESM Community.