International Journal of Emerging Research in Engineering, Science, and Management
Vol. 3, Issue 3, pp. 13-19, July-Sep 2024.
https://doi.org/10.58482/ijeresm.v3i3.3

This work is licensed under a Creative Commons Attribution 4.0 International License.

Full Text PDF

Optimized Multiplier Architectures for Enhanced Performance and Efficiency in MAC Units

G Priyanka

 N Gireesh

S Hemachandra

Research Scholar, Department of ECE, School of Engineering, Mohan Babu University, Tirupati

Professor, Department of ECE, School of Engineering, Mohan Babu University, Tirupati

Dean, IIR & Professor, Department of EEE, School of Engineering, Mohan Babu University, Tirupati

Abstract: This paper investigated the performance of Vedic multipliers in a 32-bit Multiplier-Accumulator Unit (MAC) by comparing Urdhva Tiryakbhyam and Nikhilam Sutras with various adder architectures. The goal was to identify the optimal combination of speed and resource efficiency. Urdhva Tiryakbhyam with CLA emerged as the fastest option, achieving a minimal delay of 0.709 ns. However, this came at the cost of higher resource utilization, measured in Logic Look-Up Tables (LUTs). Conversely, Nikhilam implementations generally required fewer LUTs, making them more resource-efficient, but they exhibited slightly slower performance. CLA consistently delivered the best delay for both Vedic multiplier types among the adder architectures. All the explored configurations are viable for practical implementation on Xilinx ISE 14.7. The key takeaway is that the choice between Urdhva Tiryakbhyam and Nikhilam and the specific adder architecture hinges on the application’s priorities.

Keywords: Deep Learning Model, MAC, Vedic Multipliers, Wallace Tree.

References
  1. Malhotra and A. Singh, “Implementation of AI in the Field of VLSI: A Review,” 2022 Second International Conference on Power, Control and Computing Technologies (ICPC2T), 2022. https://doi.org/10.1109/ICPC2T53885.2022.9776845
  2. Vijay Pratap Sharma and Hemant Patidar, “Analysis and Implementation of MAC Unit for Different Precisions,” ICTACT Journal on Microelectronics, vol. 7, no. 4, pp. 1260-1264, 2022. https://doi.org/10.21917/ijme.2022.0217
  3. Goh, D. Jung, G. Hwang, and J.-M. Chung, “Consumer Electronics Product Manufacturing Time Reduction and Optimization Using AI-Based PCB and VLSI Circuit Designing,” IEEE Transactions on Consumer Electronics, vol. 69, no. 3, pp. 240-249, 2023. https://doi.org/10.1109/TCE.2023.3240249
  4. Yadav, A. Kumar, S. Shareef, S. Bansal, and N. Rathour, “Comparative Analysis of Vedic Multiplier Using Various Adder Architectures,” Journal of Physics: Conference Series, vol. 2327, no. 1, p. 012022, 2022. https://doi.org/10.1088/1742-6596/2327/1/012022
  5. Sulbha Bhongale, Yogesh Khandare, and Santosh Bobade, “Review on Recent Advances in VLSI Multiplier,” International Journal of Engineering Research & Technology, vol. 10, no. 11, 2021. https://doi.org/10.17577/IJERTV10IS110016
  6. O. Ahmed, M. Ghoneima, and M. Dessouky, “Concurrent MAC Unit Design Using VHDL for Deep Learning Networks on FPGA,” 2018 IEEE Symposium on Computer Applications & Industrial Electronics (ISCAIE), pp. 31-36, 2018. https://doi.org/10.1109/ISCAIE.2018.8405440
  7. Raut, S. Rai, S. K. Vishvakarma, and A. Kumar, “RECON: Resource-Efficient CORDIC-Based Neuron Architecture,” IEEE Open Journal of Circuits and Systems, vol. 2, pp. 170-181, 2021. https://doi.org/10.1109/OJCAS.2020.3042743
  8. Savita Sonoli and Sahana Desai, “Design and Implementation of 4×4 Vedic Multiplier Using Cadence,” International Journal of Engineering Research & Technology, vol. 9, no. 7, 2020.
  9. Akshay Savji and Shruti Oza, “Design and Implementation of Vedic Multiplier,” International Journal of Recent Technology and Engineering, vol. 8, no. 6, 2020. https://doi.org/10.35940/IJRTE.F8808.038620
  10. Swathi Dayanand, Varshitha K. R., Rohini T., Yasha Jyothi M. Shirur, and Jyoti R. Munavalli, “Low Power High Speed Vedic Techniques in Recent VLSI Design – A Survey,” PICES, vol. 4, no. 6, pp. 147-156, 2020. https://doi.org/10.5281/zenodo.4247825
  11. Akila, C. Gowribala, and S. M. Shaby, “Implementation of High-Speed Vedic Multiplier Using Modified Adder,” International Conference on Communication and Signal Processing, 2016. https://doi.org/10.1109/ICCSP.2016.7754093
  12. Nusrat Jabeen M. Anees and Ashish B. Kharate, “Design of Area Efficient Digital FIR Filter Using MAC,” International Research Journal of Engineering and Technology, vol. 4, no. 9, 2017.
  13. Satheesh K. and P. P. Nagaraja Rao, “Implementation of High-Performance 64-bit MAC Unit Using Hybrid Carry Select Adder,” International Journal of Scientific Engineering and Technology Research, vol. 5, no. 7, pp. 1396-1399, 2016.
  14. Amuru et al., “AI/ML Algorithms and Applications in VLSI Design and Technology,” Integration, vol. 93, p. 102048, 2023. https://doi.org/10.1016/j.vlsi.2023.06.002
  15. K. Praveen Kumar Reddy and S. Aruna Mastani, “Implementation of High-Performance 64-bit MAC Unit for DSP Processor,” International Journal of Current Engineering and Scientific Research, vol. 2, no. 11, pp. 20-26, 2015.
  16. Sumant Mukherjee and Saurabh Mitra, “Energy Efficient Approximate MAC Unit for High-Speed DSP Application,” International Journal of Science and Research, vol. 4, no. 6, pp. 423-428, 2015.
Download PDF

This article is part of Volume 3, Issue 3 (Jul–Sep 2024)

×

© 2024 The Author(s). Published by IJERESM. This work is licensed under the Creative Commons Attribution 4.0 International License.

Archiving: All articles are permanently archived in Zenodo IJERESM Community.